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Advanced Control and Analysis of Cascaded
Multilevel Converters Based on P-Q Compensation
Shuai Lu, Student Member, IEEE, and Keith A. Corzine, Senior Member, IEEE

Abstract—This paper introduces new controls for the cascaded multilevel power converter. This converter is also
sometimes referred to as a “hybrid converter” since it splits
high-voltage/low-frequency and low-voltage/pulsewidth-modulation (PWM)-frequency power production between “bulk” and
“conditioning” converters respectively. Cascaded multilevel converters achieve higher power quality with a given switch count
when compared to traditional multilevel converters. This is a
particularly favorable option for high power and high performance applications such as Naval ship propulsion. This paper first
presents a new control method for the topology using three-level
bulk and conditioning inverters connected in series through a
three-phase load. This control avoids PWM frequency switching
in the bulk inverter. The conditioning inverter uses a capacitor
source and its control is based on compensating the real and
reactive (P-Q) power difference between the bulk inverter and the
load. The new control explicitly commands power into the conditioning inverter so that its capacitor voltage remains constant.
A unique space vector analysis of hybrid converter modulation is
introduced to quantitatively determine operating limitations. The
conclusion is then generalized for all types of controls of the hybrid
multilevel converters (involving three-level converter cells). The
proposed control methods and analytical conclusions are verified
by simulation and laboratory measurements.
Index Terms—AC motor drives, DC–AC power conversion,
pulsewidth-modulated inverters.

I. INTRODUCTION

T

HERE ARE several major topologies of cascaded multilevel converters (hybrid converters), such as the cascaded
H-bridge [1]–[5], cascaded multilevel converters through split
neutral load [6]–[10], and the three-level diode-clamped inverter in series with H-bridge inverters (DCH) [11]–[13]. The
controls for various topologies can be used interchangeably
with minor modification. So far, the most practical cascading
scheme is to use two three-level inverters. When a 3:1 dc voltage
ratio (maximal distension) is used, its output is equivalent to a
nine-level inverter [6]. The different inverter dc voltages also
result in a natural split of fundamental and pulsewidth-modulation (PWM) frequencies between the higher-voltage “bulk”
inverter and a lower-voltage “conditioning” inverter using
natural sampling modulation [6], [11]–[15] or its variants.
Therefore, in medium-voltage applications, it is desirable to
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by Associate Editor J. Ojo.
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use integrated gate-commutated thyristors (IGCTs) and insulated-gate bipolar transistors (IGBTs) as the switches for the
bulk and conditioning inverters, respectively. However, when
the inverter dc voltage ratio is set at 3:1, the natural sample
modulator per-phase needs certain PWM frequency switching
in the bulk inverter. This causes unacceptable stress on its
IGCT switches [16], [17]. Therefore, even the PWM frequency
in the IGBT-based conditioning inverter has to be lowered. Additionally, for applications requiring a simple dc front end, such
as Naval ship propulsion, the use of a single dc voltage source
is preferred, so one inverter is supplied by a purely capacitive
source. This was demonstrated in previous research by properly
selecting the converters redundant switching states (RSS) [6],
or explicitly adjusting the common mode [11]. In essence, both
methods swap the bulk inverter switching states in every PWM
cycle, which then introduces extra PWM frequency switching
into the bulk inverter.
This paper presents new research in the control of the cascaded multilevel inverter where two multilevel inverters are connected in series by splitting the neutral point of the three-phase
load. This topology is an attractive option for Naval ship propulsion drives because of its inherent redundancy [6]. The new
control eliminates PWM switching in the bulk inverter while
the conditioning inverter capacitors are regulated at the commanded voltage without the need for a real-power dc source. The
converter ideal operation limitations are systematically explored
and quantitatively defined according their dc voltage ratio and
the availability of the conditioning inverter dc sources. Multiple
solutions are then given to solve the performance degradation
problem. The proposed control and analytical methodology can
be easily adapted to all other types of cascaded (hybrid) multilevel converter topologies.
Section II of this paper briefly reviews the topology of
the cascade-3/3 multilevel converter. Section III explains the
causes of bulk inverter PWM switching. Section IV presents
the new control method, where the switching states of the bulk
inverter follow certain space vector patterns at the fundamental
frequency; while the conditioning inverter control is based on
real and reactive power compensation (P-Q theory), which is
a robust way of regulating the conditioning inverter capacitor
voltage by simply adding a control term to the real power. A
detailed analysis of the cascaded/hybrid converter operating
regions is presented in Section V. Next, Section VI provides
comprehensive solutions to fully utilize the performance potentials of the proposed control set. Finally, experimental results
are shown in Section VII.
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Fig. 2. Cascaded 3/3 inverter voltage vector plot.

TABLE I
INVERTERS SWITCHING STATES (v

= 2v

)

the three-level inverter system. The motor load phase voltages
can be calculated from the line-to-ground voltages using
Fig. 1. Cascade-3/3 multilevel inverter.

(3)
II. CASCADE-3/3 INVERTER TOPOLOGY
Fig. 1 shows the topology of the cascade-3/3 converter.
Therein, a three-level “bulk” inverter supplies a motor load
. The neutral point of the machine is
from the dc source
opened up and the other ends of the three phases are connected
to another three-level “conditioning” inverter. Previous research
has shown that this inverter is able to operate with nine-level
[6]. For
performance if the voltage ratio is set to
applications where a singe dc source is preferred, a capacitor
and its
supplies the conditioning inverter dc-link voltage
value is regulated using the control [6]. For this system, the
line-to-ground voltages of the bulk and conditioning inverters
are computed as a function of the switching states by

(1)

Equations (1)–(3) allow the calculation of the load voltages
given the dc voltages and switching states of the controller.
The cascade-3/3 inverter voltage vector plot is given in Fig. 2.
Each vector dot represents one or more inverter switching states
plotted in the stationary
reference frame [6], [7], [13]. This
vector plot is valuable for visualization and analysis of cascaded
inverters and will be used intensively in this paper. The threelayer hexagon pattern denoted by the heavier dots represents
the switching states of the bulk inverter, and are named “bulk
vectors” hereafter. Each bulk vector is the origin of the smaller
three-layer vector patterns enclosed by the dotted subhexagons.
These vectors represent the full enumeration of the conditioning
inverter switching states. At the 3:1 dc voltage ratio, the size
of the subhexagon is exactly 1/3 of the bulk vectors hexagonal
pattern.
III. PREVIOUS CONTROLS USING NATURAL SAMPLING

(2)

, and are the switching states
respectively. In (1) and (2),
of the bulk inverter and may take on values of 0, 1, or 2 as
described in [6]. Likewise, these are the switching states of the
conditioning inverter. It is also assumed in (1) and (2) that the
capacitors of each inverter are charged to one-half of the total
dc voltage for that inverter. This condition is easily realized in

When the inverter dc voltage ratio is at 3:1, natural sampling modulation using multiple carriers (sine-triangle or duty
cycle modulation [14], [15]) cannot produce the bulk inverter
switching purely at the fundamental frequency [6], [11], [12].
For the -phase, this modulation scheme first generates a
switching state according to the reference. The results are
of
then mapped into the -phase switching states , and
the bulk and conditioning inverters. The mapping Tables I and
II are used when the dc ratios are 2:1 and 3:1, respectively.
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TABLE II
INVERTERS SWITCHING STATES (v

= 3v

)

Fig. 4. Line-to-ground voltages and the vector plot using the redundant states
selection.

Fig. 3. Bulk inverter switching states from the natural sampling modulator.

Fig. 3 shows the bulk inverter -phase switching states resulting from the natural sampling process. The reference is compared with seven and nine evenly spaced thresholds representing
the total number of voltage levels at dc ratios of 2:1 and 3:1, respectively. The thicker horizontal lines represent the boundaries
where the bulk inverter changes states. At the 2:1 ratio, levels 2
and 4 are such boundaries. Since both states have per-phase redundancy (as seen in Table I) then, for example, to produce the
reference between levels 1 and 2, the bulk inverter can stay at
state 0, while the conditioning inverter switches between 1 and
0 at the PWM frequency. Hence, there is no PWM frequency
switching in the bulk inverter. For the 3:1 voltage ratio, however, no per-phase redundancy exists. So as in Fig. 3, when the
reference is between levels 2 and 3, or levels 5 and 6, the bulk
inverter has to switch between state 0 and 1, or state 1 and 2 at
the PWM frequency.
Moreover, the RSS process was used in [6] to regulate the
. It introduces
conditioning inverter capacitor voltage
additional notches at the PWM frequency into the bulk inverter
as shown in Fig. 4. The regions
line-to-ground voltage
where the high-frequency notches occur in
corresponds to
where the subhexagons overlap in the space vector illustration.
The vector dots in the overlapped region belong to two or
more bulk vectors and each vector dot has several redundant

switching states. So by properly swapping between these states,
the three-phase load voltages (
and
) remain the
same, while the bulk inverter switching states are changed.
This process affects the net power flow into the conditioning
. For example, in Fig. 4, sectors 1, 2,
inverter and regulates
and 3 along the circular locus of the reference correspond to the
. While in sectors 1 and 3, the
sections labeled 1, 2, and 3 in
reference locus traversed the two single subhexagons belonging
to the bulk vector 201 and 210 separately. Therefore, no RSS
remains at state 2. However, Section 2
occurs here and
belongs to both subhexagons of the bulk vector 200 and 100.
The RSS process results in switching between these two bulk
switches between state 1 and 2 in
vectors and accordingly
the time domain.
When the common-mode reference adjustment [11] is used
to regulate the conditioning inverter capacitor voltages, it implicitly results in fast swapping of the bulk vectors and extra
PWM frequency switching in the bulk inverter. The PWM frequency switching poses detrimental effects to the IGCTs used
in the bulk inverter. For the previous methods [6], [11], [12]
based on natural sampling [14], [15], this problem is particularly acute at low modulation indices. Consider that the conditioning inverter has no real power dc supply; the magnitude of
the output voltage has to be equal to the fundamental component of the bulk inverter output. Therefore, the PWM frequency
notches in the bulk inverter line-to-ground voltages are a mechanism to effectively lower its fundamental value or the output
modulation index (m-index). As the m-index decreases, more
PWM frequency notches are experienced.
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Fig. 6. Visualization of the new modulation method at

Fig. 5. Bulk inverter line-to-neutral-point voltages.

IV. PROPOSED CONTROL METHOD
When the bulk inverter is commanded to switch only at the
fundamental frequency, it outputs three-level staircase waveforms as shown in Fig. 5. The bulk inverter fundamental value
is adjusted by a firing angle , instead of by adding PWM frequency notches as previously done. The following two questions
arise with this new control scheme.
1) Without PWM switching in the bulk inverter, is it still possible to accurately synthesize the output voltage reference?
2) Without dynamic bulk vector swapping, how can a stable
be maintained?
To answer the first question, it is helpful to revisit the example
at a 3:1 ratio in Fig. 3. When the -phase reference is between
levels 2 and 3, or between levels 5 and 6, if the bulk inverter
is not allowed to switch between the state 0 and 1, or state 1
and 2 in every PWM cycle, the resulting -phase line-to-ground
voltage will not correctly synthesize the reference. However,
according to (3), the effective phase voltage on the load is not
just determined by the output of one phase. Using the proper
outputs from the other two phases of the conditioning inverter,
the phase voltages on the load can still correctly trace the threephase references, even though the line-to-ground voltage will no
longer conform to the references.
vector space, this bulk inverter
When examined in the
PWM elimination scheme becomes straightforward as in Fig. 6.
For clarity, only three subhexagons are shown. After converspace, the three-phase references become a refsion to
rotating along a circular locus. As
goes
erence vector
through the overlap region between 002 and 102 subhexagons,
the bulk vector changes from 002 to 102, and the bulk inverter
-phase changes from state 0 to 1. Since
resides in both
subhexagons, it can be synthesized by the conditioning inverter
PWM while the bulk vector is fixed at 002 and 102, before and
after the state change on phase . Therefore, the bulk inverter
PWM switching is not necessary for accurately synthesizing the
modulator references.
within the subhexagon serves as
The relative location of
the output reference for the conditioning inverter, which then
produces the PWM output with regular three-level modulation
methods [14], [15]. As it is also necessary to achieve zero net
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= 10 .

power into the conditioning inverter, the reference for the conditioning inverter is not obtained by vector subtraction, but inis maintained
directly by P-Q compensation. The voltage
by a straightforward PI controller with direct adjustment of the
active power. This control provides the answer to the second
question and is detailed in subsection .
A. Bulk Inverter Control
Fig. 5 shows the staircase waveforms of the bulk inverter
line-to-midpoint voltages. Their fundamental voltage amplitude
is a function of the firing angle given by

(4)
When the conditioning inverter does not have a real-power
dc source, it only supplies reactive power, and the bulk inverter
fundamental has to be equal to the output voltage magnitude.
For better understanding and analysis of the cascaded (hybrid)
multilevel inverter control, this paper introduces a unique space
vector perspective into the bulk inverter fundamental frequency
switching scheme as described.
When the angle is in the range of [0 , 30 ], [30 , 60 ], and
space will traverse
[60 , 90 ], the bulk inverter output in
12 bulk vectors in one fundamental cycle with three different
sequences or patterns as in Fig. 7 and Tables III–V.
Each bulk vector (switching state) in the sequence has a certain amount of time duration. For any given angle or m-index,
there are only two alternate time durations as formulated by
(5)–(7). Tables III– V show the timing assignment on each bulk
vector in the sequence. When is exactly 0 , 30 , and 60 , one
time duration becomes zero; hence, only six bulk vectors are
used in the sequence with each vector having a time duration of
1/6 of one period.
For between 0 and 30

(5)
For

between 30 and 60
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The common physical implication of (5)–(7) is that when
the m-index is higher (smaller angle), the bulk vectors with
the larger magnitudes will have longer time durations and vice
versa. The bulk vector timing analysis above provides the basis
to study the operating ranges of all types of cascaded multilevel
converters controls, including the control being introduced in
this paper.
B. Conditioning Inverter Control
The primary goal of the conditioning inverter control is to
compensate the low-order harmonic active and reactive power
from the bulk inverter. A secondary goal is to regulate the
voltage
so that it can be supplied by a capacitor source.
Both of these objectives are effectively met by using the
proposed P-Q compensation as shown in Fig. 8. Therein, the
bulk inverter three-phase switching state commands are used
to determine the bulk line-to-midpoint voltages. The resulting
voltages and the load currents from two current sensors are
then transformed to the stationary reference frame. Using
this information, the instantaneous real and reactive powers
supplied by the bulk inverter are calculated according to
(8)
(9)

Fig. 7. Bulk vector traversal patterns at various

angles.

TABLE III
BULK VECTOR SEQUENCE/TIMING WHEN

TABLE IV
BULK VECTOR SEQUENCE/TIMING AT

For a system devoid of harmonics, the real and reactive power
P-Q would be dc quantities (in steady state). By passing the instantaneous quantities through low-pass filters (LPFs), the P-Q
dc values of the bulk inverter can be accurately extracted without
filter attenuation. The difference between the filtered and instantaneous P-Q values represents the compensation power output
and
from the conditioning inverter. Expressions for the
conditioning inverter reference voltages are obtained by an inverse solution of the real and reactive power (8)–(9) in a stationary frame, leading to

= [0 ; 30 ]

(10)

= [30 ; 60 ]

(11)

TABLE V
BULK VECTOR SEQUENCE/TIMING AT

For

= [60 ; 90 ]

between 60 and 90

(7)
where T represents the one fundamental cycle period.

Note that the negative signs in (10) and (11) are present
because the output currents from the conditioning inverter are
in the opposite direction of the load currents. The reference
quantities as
voltages are then transformed back to
, and
, which are further normalized into PWM
duty cycles in the voltage levels [14].
An additional PI control term is included in the commanded
. The algorithm based on
real power (Fig. 8) for regulating
P-Q compensation makes the system P-Q output directly controllable, so the PI control can force zero real power flow into
the conditioning inverter. This offers a direct and robust way to
regulate the conditioning inverter capacitor voltage. Finally, to
between the upper and lower caequally split the voltage
pacitors, an RSS method [6] for the three-level diode-clamped
inverter is used.
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Fig. 8. Conditioning inverter P-Q controller block diagram.

V. COMPREHENSIVE CONVERTER
OPERATING RANGE ANALYSIS
The space vector analysis in [13] defines the “modulation
domain” as the area covered by the subhexagons of all the bulk
vectors. In this domain, the PWM modulator works properly.
Herein, cascaded-3/3 topology with a 3:1 ratio also has all of
its subhexagons overlap and does not leaves any “holes” [13]
in the resulting hexagonal region as in Fig. 2. However, in this
work, it is discovered that when the bulk inverter fundamental
switching and power/capacitor voltage regulation are to be
satisfied, the PWM “modularity” is not just an issue of whether
the subhexagons can cover the path of the reference vector
. The power/capacitor-voltage regulation requires the bulk
inverter output fundamental magnitude to be equal to the
combined output, which then dictates the sequence and time
assignment to bulk vectors as analyzed in Section IV-A. When
the time on a certain bulk vector is less than what is needed for
vector to go through its affiliated subhexagon, it causes
the
the “out of range” (performance degradation) problem, and
cannot be accurately synthesized. This undesirable situation is
caused by the following two factors combined together.
The first factor is the limited flexibility in its bulk vector traversal sequences and timing due to the lack of real-power dc
source in the conditioning inverter. Second, at a 3:1 dc voltage
, the size of the subhexagons is small. Therefore, in
ratio
some m-index ranges, it is possible to have the rotating reference vector outside the range of the conditioning inverter. This
section theoretically analyzes the causes of this “out of range”
problem and quantitatively defines the m-index ranges with performance degradation, which applies to all types of controls of
the cascade-3/3 (hybrid) multilevel inverter, as long as the 3:1
dc ratio and the capacitive dc-source in the conditioning inverter
[6], [11]–[12] are used simultaneously. Comprehensive solutions are then proposed in the subsequent Section VI to address
the problem and achieve ideal converter performance.
A. Operating Ranges for the Proposed Control
30 , and 60 , the time
As given by (5)–(7), when
interval on one of every two bulk vectors in the traversal path
30 , and
becomes zero, so that the vector path with
60 uses only six bulk vectors per cycle. Figs. 9 and 10 show
the shaded subhexagons with their origins at the six bulk vecand 30 , respectively. The
tors along the path when
reference vector within the shaded areas can be precisely synthesized by the conditioning inverter PWM switching. However,
the locus of the reference vector in Figs. 9 and 10 has gaps in

Fig. 9. Performance degradation when

=0 .

Fig. 10. Performance degradation when

= 30 .

between the shaded areas, and the resulting load voltage vector
has to jump over the gap into the next closest subhexagon in the
counterclockwise direction. This fails to produce a continuous
phase voltage at certain regions as demonstrated by the simulation waveforms in Fig. 11.
When is close but not equal to 0 and 30 , 12 bulk vectors are to be used as shown in Fig. 7. There does not appear to

Authorized licensed use limited to: University of Missouri. Downloaded on January 21, 2009 at 16:53 from IEEE Xplore. Restrictions apply.

1248

IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 22, NO. 4, JULY 2007

Fig. 11. Simulation results when

= 30 .

Fig. 13. Operating range analysis (60

Fig. 12. Modified bulk inverter fundamental switching scheme.

be gaps between all 12 subhexagons along the reference vector
locus. However, the time duration on one of every two bulk vec(at the fundamental frequency) to go
tors is too short for
through the subhexagon region solely owned by that bulk vector.
locus
For example, the highlighted sector in Fig. 9 shows the
through the region owned by the bulk vector 220. When is
close to 30 , the time duration on vector 220 given by (5) and
(6) could be less than what it takes
to go through the sector
with the fundamental frequency. Therefore, the discrete leap in
phase voltages still exists.
By geometric computation, together with timing (5) and (6),
, and
the problematic ranges in the proximity of
is calculated to be [0 , 10 ] and [22 , 38 ]. The bulk
inverter fundamental switching pattern can be modified to avoid
the performance degradation when is around 30 . According
to (5), the time durations on vectors with the largest magnitudes
(at the vertex of the hexagon path, such as 220) approach zero,
when the m-index decreases and approaches 30 . However,
by assigning part of the time duration on 220 (magnitude of 2/3
) to vector 110 (small magnitude of 1/3
), the m-index can
also be decreased. Meanwhile, the total time on 220 and 110 reto go through the highlighted
mains long enough for the
sector in Fig. 10. Note that this sector is completely covered by
the overlapped area of two subhexagons of 220 and 110. Simulation results are shown in Fig. 12. The bulk inverter output
is no longer a pure staircase. However, it still avoids the PWM
frequency switching in the bulk inverter and produces the conwaveform when is around 30 .
tinuous
, as in Fig. 13, exactly six bulk vectors are used
For
and there are no gaps in between the six subhexagons along the
locus of circle 1. However, for any circle smaller than it [i.e.,
]; the zero vector
the lower m-index range
must be used alternately with these six bulk vectors as given by
the sequence in Table V. For example, circle 2 represents the
locus at
. It is beyond the innermost subhexagon.

< < 90

).

Therefore, when the bulk inverter inevitably switches to 000, the
.A
conditioning inverter can no longer accurately synthesize
locus
similar out-of-range situation exists for producing the
along circle 3. It is then concluded that the [60
]
range always has performance degradation.
B. Operating Limitations for Other Types of Controls
It is easily proven that all other methods [6], [11], [12] controlling the cascade-3/3 inverters (hybrid inverters) with a 3:1 dc
ratio and without a dc source in the conditioning inverter will encounter the same performance degradation m-index ranges. The
same low m-index range in Fig. 13 (lower than circle 1) is used
in this proof. Unlike the new control introduced in this paper,
other controls [6], [11], [12] have PWM frequency switching in
their bulk inverter outputs which creates bulk vector sequences
other than those described in Fig. 7 and Tables III–V. But their
. Supbulk inverter fundamental value will still be equal to
follows circle 2. Further assume that this specific
pose that
control under study can avoid the vector 000 throughout the funlocus along circle 2 can be condamental cycle; hence, the
tinuously produced without performance degradation. However,
without the zero vector, the smallest possible m-index achievable is represented by circle 1, when the sequence of the six
bulk vectors is used (100-110-010-011-001-101). This contradicts the assumption and proves that the usage of the zero vector
and the loss of continuous PWM coverage is inevitable.
The same problem exists for the high m-index range corre. For the proximity of
, other
sponding to
controls can also avoid the problem when
travels across the
highlighted sector in Fig. 10. However, they achieve this by implicitly switching between bulk vector pairs (for example, 220
and 110) with PWM frequency.
In summary, as long as the cascaded (hybrid) multilevel inverters operate with a 3:1 dc ratio and without a dc source in the
conditioning inverter, the same performance degradation in the
lower half of the -index persists no matter what controls are
being used. In Section VI, comprehensive options are provided
to circumvent the performance degradation and fully utilize the
proposed control set. Therefore, better converter performance
and higher operational flexibility are achieved.
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VI. GENERAL CONTROL SOLUTIONS
FOR IDEAL OUTPUT PERFORMANCE
As stated in the last section, the two conditions (3:1 dc ratio
and capacitive dc source in the conditioning inverter) must
be both satisfied to observe the performance degradations in
the lower half of the m-index. Accordingly, three solutions
are proposed to achieve ideal output performance in the full
converter operating range. All of them use the proposed bulk inverter switching scheme and completely avoid PWM frequency
switching in the bulk inverter. For capacitor voltage regulation
in solutions A and B, the proposed P-Q compensation control
can be used for 3:1 and 2:1 dc ratios without any change of the
value. The details
algorithm except for the commanded
are given in Sections VI-A and B. Solution C does not require
regulation, so its control is very straightforward as
any
discussed in Section VI-C.

Fig. 14. Voltage vector plot when the dc ratio is 2:1.

A. Using a 3:1 Ratio Without DC Sources in the
Conditioning Inverter
This solution is preferable when variable-voltage variablefrequency (VVVF) control is used; as in naval ship propulsion
applications. As the bulk inverter dc-link voltage is controlled
via a dc/dc converter, the m-index can be fixed at a high value or
be adjustable only in the upper half of the m-index where performance degradation does not exist. A practical solution here
is to first fix the m-index at the median value and ramp up the dc
voltage from zero to the ship dc bus voltage. This process effectively adjusts the output voltage from zero to the half-rated value
(together with output frequency). Then, the m-index can be fur, which represents the maximum
ther increased until
practical voltage output. This solution results in better power
quality for lower output voltages since more voltage levels are
available. Since the dc/dc converter only operates under the halfrated output magnitude and frequency, and only about 12% of
the full power is needed at half speed in ship propulsion, the
rating of the dc/dc converter is small.

Fig. 15. Operation at a very low m-index at a 2:1 dc ratio without the dc source
in the conditioning inverter.

B. Using a 2:1 Ratio Without DC Sources in the
Conditioning Inverter
In the case when the bulk inverter dc-link voltage is fixed, the
lower half m-index cannot be simply avoided. Instead, it can
still be correctly synthesized if the size of the “subhexagon” is
increased (i.e., setting the dc ratio to 2:1). As shown in Fig. 14,
the vector plot of the 2:1 ratio has no “gap” between the subhexagons of the adjacent bulk vectors. Using the previous analytical method in vector space, it can be proven that for any
bulk vector traversal sequence and timing given in Fig. 7 and
can always be enclosed
Tables III–V, the reference vector
by the subhexagon of the currently applied bulk vector. The
problematic low m-index range is hence eliminated.
When is close to 90 , the bulk inverter outputs narrow
pulses. This does not pose a performance problem at a 2:1 dc
is enclosed by the subhexagons of the
voltage ratio since
bulk vectors that are being used. An alternative explanation is
at its commanded
that the bulk inverter power pulses keep
value, and the conditioning inverter uses PWM to produce a low
m-index output to the load. Fig. 15 shows a simulation result of
this operating condition.

Fig. 16. Cascaded 3/3 converter control operating range (dc-source available
in the conditioning inverter).

C. Using a 3:1 Ratio With DC Sources in the
Conditioning Inverter
For a 3:1 ratio, allowing the bulk inverter to have a fundawill provide
mental value other than the output reference
flexible bulk vector sequence and timing. This can also keep the
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Fig. 17. Laboratory measurement.

always within the range of the conditioning inverter. However, this also entails a dc source for the conditioning inverter.
In Naval ship propulsion, a dc/dc converter can be used to con. Without the
vert the ship dc distribution bus voltage to
regulation, the proposed converter
task of capacitor voltage
control can be simplified as the bulk inverter fundamental frequency switching together with the conditioning inverter control via vector subtraction between the bulk vector and output
reference vector. It is usually preferred to avoid or reduce negative real power flow into the conditioning inverter [1]. Based
on the same vector space analytical method, the converter operating modes and ranges are defined as in Fig. 16.
For the low -index within the inscribing circle 1 of the innermost subhexagon (0.192* ), the bulk inverter can remain
off and the conditioning inverter provides total output power.
or 0.318* ), to keep
Between circle 1 and circle 2 (
the reference within the range of the conditioning inverter, the
with the vector sequence in
bulk inverter switches at
Fig. 7. In this region, the bulk inverter output power exceeds the
load and causes the real power flow into the conditioning inverter.
Then for the m-index to be higher than the circle 2, the positive conditioning inverter power flow can be guaranteed by
keeping the bulk inverter fundamental lower than the output
with angle control. This operating mode conmagnitude
or 0.627* ). When
tinues until it reaches the circle 3 (
the output magnitude is beyond this limit, the bulk inverter has to
and then the conditioning inverter will probe fixed at
vide the difference. Hence, the power direction from the conditioning inverter remains positive. Note that the range between
0 and 10 will not be used since it requires short time durations on certain bulk vectors and causes the “out of the range”
problem as previously analyzed. Finally, to keep the bulk inverter free of PWM frequency switching, the maximal system
voltage output cannot exceed the magnitude represented by the
circle 4 (0.689* ).
Then it can be easily concluded that the conditioning inverter
maximal real power demand occurs when
is at circle 4.
However, it only constitutes 9% of the full output power. There-

fore, the dc/dc converter providing
low rating.

can have a relatively

VII. EXPERIMENTAL RESULTS
The proposed converter control and analysis were verified by
both simulations and experiments. As their results match well,
only the laboratory data are shown. The laboratory setup uses
the cascade-3/3 inverter topology as in Fig. 1 via a three-phase
, and
.
resistive-inductive load with
The bulk inverter dc supply was set to 150 V and the conditioning inverter dc-link capacitance was 1650 F. A floatingpoint digital signal processor (DSP) (TI-TMS320C32) implements the proposed control set with a sample frequency of 10
kHz and a FLEK10K field-programmable gate array (FPGA) is
programmed as the multilevel PWM timer.
Fig. 17 shows the high m-index experiment results at
. Therein, the bulk and conditioning inverter
line-to-ground voltages are shown on the left side as well as the
.
load voltage, effective line-to-line voltage
It can be seen that the bulk inverter operates without the PWM
has 15 distinct levels
frequency switching. The voltage
which is characteristic of the expected eight-level inverter
performance. Two upper traces on the right side of Fig. 17 are
the bulk inverter instantaneous real and reactive power outputs
as computed by the DSP. The harmonic components of the P-Q
power (ripples) are compensated by the conditioning inverter
and the resulting load powers are in nearly dc values. The
is regulated well
conditioning inverter capacitor voltage
around 50 V by the control.
Fig. 18 shows a set of experimental results with various
m-indices to further verify the effectiveness of the proposed
control. As the m-index decreases, the bulk inverter staircase
width decreases accordingly without introducing PWM freis always well maintained. These
quency switching and
results also verify the analytical predictions of the performance
degradations in Section V.
30 , the load voltage and line-to-line voltages are
At
plotted in Fig. 18(a). This validates the existence of discrete
leaps in the output phase voltage, which is predicted by the
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Fig. 18. Laboratory measurement of various operating points.

space vector analysis and simulation. In Fig. 18(b) and (c), when
and 60 , line-to-line voltages have six- and fivelevel inverter performance, respectively. And there is no perwaveform. Howformance degradation as is evident in the
ever, as previously predicted, any larger than 60 , such as
65 and 70 in Fig. 18(d) and (e), will leave some portions of
the reference “out-of-range” of the conditioning inverter. The
with periodic notches.
problem is manifest in the deformed
, the use of
In Fig. 18(f), for the same low m-index
the 2:1 dc ratio solves the problem and results in a regular
waveform.
VIII. CONCLUSION
This paper presents a new type of control method for the
cascaded (hybrid) multilevel inverter (wherein two three-phase
three-level inverters are connected in series through the load).
It avoids high-frequency switching in the bulk-power inverter
manufactured of IGCTs, which is caused by conventional modulation and control methods. An advanced modulation method
based on P-Q compensation is developed for the control of the
conditioning inverter, which implicitly creates a multilevel inverter output to the load and successfully maintains the conditioning inverter capacitor voltage so that only one dc source is
needed for the cascaded multilevel inverter. An insightful and
comprehensive inverter operation analysis in vector space is presented and it reveals the operating limitations for this control
and also other types of controls for hybrid multilevel inverters.
Various solutions are provided to avoid these limitations, which
shed more insight into the general control principles of hybrid

multilevel inverters. Simulation and laboratory results demonstrate the effectiveness of the proposed control set and validate
the analysis.
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